ZOZO School of EE Lab Introductions

Circuit



(Professor Kyeongha Kwon)

THE Contact information				
KWON GROUP	Professor	Email: kyeongha@kaist.ac.kr	Tel: 7467	
	Lab.	Nanofab Center, 204	Tel: 7567/7667	
	Website	https://krg.kaist.ac.kr		
Current state of the Lab. (in 2023 Spring Semester)				
PhD Student: 2 Master's Student: 9				
Research Areas		TRXIC	RANAL	
 Battery Management System (BMS) Maximize the remaining useful life (RUL) for entire 	multi-storage			
platform	inditi eterage			
 Development of cell state prediction techniques with 	th high stabili	ty	A A A A A A A A	
 Ongoing research topics: 			C Li-ion battery stack AS cells per each BMIC)	
✓ EV/ESS battery management IC: Measurement &	Power Contro		- 13 T	
\checkmark Advanced diganosis device (e.g. EIS system) for s	safety	and the second se		
\checkmark Algorithm optimization for embbeded system		<battery management="" sys<="" td=""><td>stem on EV></td></battery>	stem on EV>	
Medical Application Specific Integrated Circuits (M-AS)	-			
 Real-time monitoring of physical condition using sr 	nall, wireless		Street Manager	
and low-power devices			mm III	
 Flexible, skin-attachable systems to sense various b Opening research tenism 	losignais			
 Ongoing research topics: ✓ Blood flow rate monitoring 				
 ✓ Capnography: sensing CO2 concentration 				
 ✓ Wireless power transfer for implanted cardiac ste 	ents	<sweat flow="" monitorin<="" td=""><td colspan="2"><sweat device="" flow="" monitoring=""></sweat></td></sweat>	<sweat device="" flow="" monitoring=""></sweat>	
		Global Clock	924	
> High-Speed Transceivers		Generator		
 Signal distortion due to channel and other environ 	mental causes	O (CO.O 1738um)	0000	
resulting erroneous data at receiver		Lane1_RX 툴 콜		
 Distortion compensation in transceiver ICs 		923um 💱 🎽		
 Ongoing research topics: 		2163um	954um y	
✓ Crosstalk cancellation for PIM (Processing-in-Men		Lane2_TX	Lane2_RX	
✓ Dispersion compensation for optical communication	ion		954um 🛟	
\checkmark Low power on-chip transcievers				
		<high speed="" td="" transceiver<=""><td>die photo></td></high>	die photo>	
 Recommended courses & Career after graduation Courses on circuits, signals and communcations: E 			E221 atc (Mara	
information on our website)	.EZUT, EEJU4,	LESTZ, LE403, LE202, LE303, L	ESZI, etc. (More	
 Potential career options after graduation include 	aovernment-fi	inded/private research institute	es or companies	
related to IC design, medical devices, automobile,				
■ Introduction to the Lab.		ambars with friendly relationsh	in	
 Horizontal organizational structure and lively 	Lab members with friendly relationshipGroup lunch/dinner and birthday celebrations			
workplace atmosphere.	 Group function inter and birthday celebrations Regular participation in workshops and seminars 			
■ Recent research achievements (2023)		· · · · · · · · · · · · · · · · · · ·		
"ASIL-D compliant Battery Monitoring IC with High	Measurement	Accuracy and Robust Comm	nunication." IFFF	
International Solid-State Circuits Conference (ISSCC) Dige			iameation, iEEE	
"Battery-free, cardiovascular implant for wireless mo	onitoring of	arterial/ventricular pressure,	flow rate and	
temperature in real-time fashion," Nature Biomedical Eng	-			
"Bioresorbable, wireless, and battery-free system for elec	trotherapy an	d impedance sensing at woun	d sites," <i>Science</i>	
<i>Advances</i> (IF:14.957), vol. 9, no. 8, Feb. 2023.				

<Professor Lee-Sup Kim's Lab.>


Multimedia VLSI Laboratory		■ Contact information			
		Professor	Email: leesup@kaist.ac.kr	Tel: 042-350-3460	
		LAb.	Email: cockatiel@kaist.ac.kr	Tel: 042-350-5460	
		Website	http://mvlsi.kaist.ac.kr		
Current state of the Lab. (in 2023 Fall Semester)					
Postdoctoral Fellows : 0	PhD Students: 3	Master's Student: 5			
Research Areas					

[Deep Learning & Neural Network Processor Design]

Deep learning algorithm is getting a huge attention recently. GPUs are widely used to run neural networks, but it is not appropriate to be integrated in mobile devices like smartphones, wearable devices, and drones because of its low energy-efficiency. We focuses on the design and implementation of a dedicated neural network processor in a both high-performance and energy-efficient way. To this end, researches on the datapath and memory architecture optimized for neural network, a flexible hardware architecture to handle a wide variety of neural network models, and hardware-friendly neural network algorithm are being performed. Finally, a neural network processor chip based on our ideas is designed, fabricated, and tested. We are performing state-of-the-art researches at the most recognized conference.

[Processing in-Memory for Deep Learning]

The conventional Von-Neumann architecture severely suffers from memory bottleneck issue in processing memory-dominant deep learning algorithms since massive amount of data should be transferred through the narrow bus from the main memory to the processor. Meanwhile, processing in-memory (PIM) technique which obeys Non-Von Neumann architecture processes data in the memory and transfers only necessary data to the processor, reducing the energy cost of memory transfers. Therefore, processing in-memory paradigm is the key direction and the next generation platform for efficient processing of large-scale deep neural networks.



Recommended courses & Career after graduation

▷ <u>Recommended courses</u>: Digital System, Computer Architecture, Digital Integrated Circuit, Computer Vision, Courses related to Deep Learning & Neural Network

▷ <u>Career</u>: Semiconductor Industries and Institutes (Samsung, SK hynix, Qualcomm, NVIDIA, ETRI, etc.)

■ Introduction to other activities besides research

- ▷ Coffee break after lunch
- \triangleright Various hobbies with members
- > Annual summer/winter field trips

■ Introduction to the Lab.

We perform a wide range of researches that covers whole SoC design parts including digital processors, memory architectures. This is our own unique strength that you never see in other laboratories. Therefore, we have a great research environment to bring yourself to a brilliant processor engineer with a capability to design a whole processor system. Our members are encouraged to perform their own researches with freedom in a family-like atmosphere. As a result, we produce the state-of-the-art research performances with international conference and journal papers.

Recent research achievements (2023)

 <u>The most recognized journal:</u> Myeonggu Kang, Hyein Shin, Junkyum Kim, Lee-Sup Kim, "MGen: A Framework for Energy-Efficient In-ReRAM Acceleration of Multi-Task BERT", *IEEE Transactions on Computers*, accepted, 2023
 <u>The most recognized conference:</u> Junkyum Kim, Myeonggu Kang, Yunki Han, Yanggon Kim, Lee-Sup Kim "OptimStore: In-Storage Optimization of Large Scale DNNs with On-Die Processing", *IEEE International Symposium on High-Performance Computer Architecture*, Feb 2023 Research Areas1. Neural Processing Unit



■ Contact information Professor : E3-2 #4202

TEL : 042-350-7461 TEL : N/A

Website : https://castlab.kaist.ac.kr

■ Current state of the Lab. (in 2023 Fall Semester)


Postdoctoral Fellows : 0 PhD Students: 14

Master's Student: 16

Lab. : E3-2 #4209


3. Server Appliance

Neural Processing Unit (NPU) is Al-specialized hardware vital for edge and cloud computing. As Al usage grows, dedicated hardware becomes crucial for faster computations. In the cloud, Fully Homomorphic Encryption (FHE) enhances data privacv through encrypted computation, complementing AlaaS. However, current hardware acceleration is insufficient for FHE due to complexity, necessitating specialized architecture. Similarly, in edge scenarios like robotics, reinforcement learning demands real-time, energy-efficient processing, highlighting the need for dedicated hardware solutions.




Traditionally, CPUs performed arithmetic and logic calculations, while memory stored data. However, technology scaling now results in compute units outpacing memory in speed, making data movement the bottleneck. memory-centric The approach, such as Processing - in -(PIM), Memory integrates computation into memory to avoid data movement, visible across hardware levels like main memory and cache using DRAM and SRAM devices. This trend aims to alleviate the data movement problem and enhance system efficiency.

2. Processing in Memory



Cloud computing is reshaping enterprise operations with virtualized internet-based infrastructure. Data centers play a pivotal role in this, hosting myriad servers and The surge in Al services storage. necessitates high-efficiency systems, driving data centers toward multi-FPGA appliances for acceleration. In multi-FPGA research, the goal is a flexible server infrastructure that speeds up data center services and enables customized system desian, offering re-programmable hardware for evolving operations at lower redesign and cost compared to ASIC or GPU-based solutions.



Recommended courses & Career after graduation

- **Recommended Courses:** Digital System Design (EE303), Computer Architecture (EE312), Digital Electronic Circuits (EE372), Courses related to deep learning algorithms.

- **Career:** Silicon companies (Samsung, Apple, IBM) and IT companies (Microsoft, Google, Meta).

Beyond research, we enjoy a lot of activities

Introduction to other activities besides research

including gatherings like strawberry parties, lunch buddies, and hiking; celebratory events for graduations and birthdays; sports like football and basketball.



■ Introduction to the Lab.

We aim to innovate modern computing systems through hardware specialization. To this end, we are focusing on co-design of multiple layers of computing system such as application, architecture, circuit, and technology.

■ Recent research achievements ('21~'23)

"Strix: An End-to-End Streaming Architecture with Two-Level Ciphertext Batching for Fully Homomorphic Encryption with Programmable Bootstrapping," IEEE/ACM Symposium on Microarchitecture (MICRO), 2023.

"PRIMO: A Full-Stack Processing-in-DRAM Emulation Framework for Machine Learning Workloads," IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2023.

"South Korea's Nationwide Effort for AI Semiconductor Industry," Communications of the ACM (CACM), 2023.


"SP-PIM: A 22.41TFLOPS/W, 8.81Epochs/Sec Super-Pipelined Processing-In-Memory Accelerator with Local Error Prediction for On-Device Learning," Symposium on VLSI Technology and Circuits (VLSI), 2023.

"LightTrader: A Standalone High-Frequency Trading System with Deep Learning Inference Accelerators and Proactive Scheduler," IEEE International Symposium on High-Performance Computer Architecture (HPCA), 2023.

"DFX: A Low-latency Multi-FPGA Appliance for Accelerating Transformer-based Text Generation," IEEE/ACM Symposium on Microarchitecture (MICRO), 2022.

"T-PIM: An Energy-Efficient Processing-In-Memory Accelerator for End-to-End On-Device Training," IEEE Journal of Solid-State Circuits (JSSC), 2022.

"A Dual-Mode Similarity Search Accelerator based on Embedding Compression for Online Cross-Modal Image-Text Retrieval," IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM), 2022.



Professor : hyunskim@kaist.ac.kr TEL : 042-350-7457 Lab. : (Chief Student) dunk789@kaist.ac.kr Website : https://www.ICdesignLab.net/

Miller Compensation Loop

PSR-Boosting Circu

Regulation + Isolation

Column Periphery

Young and active research environments, Horizontal peer relationship, 24-hours academic discussion, Opened and wide opportunities to attend international conference, Summer/Winter workshop, Refreshed clean office room



■ Recent research achievements (2020~2023)

- Conference Presentations: (top) ISSCC 7편, (top-tier) VLSI Symposium 11편, (major) CICC 1편, (major) ESSCIRC 1편

- Journal Publication: IEEE JSSC 9편, IEEE TPEL 1편, IEEE SSC-L 5편, IEEE SSC-M 1편
- Awards: 반도체설계대전 국무총리상, 삼성휴먼테크 은상(21) & 동상(22), 삼성디스플레이논문대회 금상(22) & 금상(21)



As aforementioned, MSICL researches Analog/Mixed signal circuit designs. Data converters which is the major topic of our Lab becomes more important in IC system and undergoes lack of manpower. Since our circuit design treats both analog and digital circuits, the students who have interests in circuit design can get a good chance to study IC circuits. Also, MSICL performs the many projects with companies and researching institute such as Samsung, Hynix, ETRI and so on. So the students can improve the executive ability as well.

■ Recent research achievements ('21~'23)

[1] Kent Edrian Lozada*, Dong-Hun Lee*, "A 25kHz-BW 97.4dB-SNDR 100.2dB-DR 3rd-order SAR-Assisted CT DSM with 1-0 MASH and DNC," IEEE ASSCC, 2023.

[2] Jae-Hyun Chung, "An 81.2dB-SNDR Dual-Residue Pipeline ADC with a 2nd-Order Noise-Shaping Interpolating SAR ADC," IEEE CICC, 2023.

[3] Chang-Un Park, "A 12-bit 1GS/s Current-Steering DAC with Paired Current Source Switching Background Mismatch Calibration," IEEE CICC, 2023.

[4] Kent Edrian Lozada, "A 4th-Order Continuous-Time Delta-Sigma Modulator with Hybrid Noise-Coupling," IEEE TCAS-II, 2022.

[5] Kent Edrian Lozada, "A 4th-Order Continuous-Time Delta-Sigma Modulator with Hybrid Noise-Coupling," IEEE MWSCAS, 2022.
 [6] Dong-Jin Chang, "A Relative-Prime Rotation Based Fully On-Chip Background Skew Calibration for Time-Interleaved ADCs," IEEE VLSI-C, 2022.


[7] Dong-Ryeol Oh, "A 7-bit Two-Step Flash ADC With Sample-and-Hold Sharing Technique," IEEE, JSSC, 2022.

[8] Dong-Jin Chang, "MixedNet: Network Design Strategies For Cost-Effective Quantized CNNs," IEEE, Access, 2021.

[9] Ye-Dam Kim, "A 4th-Order CT I-DSM with Digital Noise Coupling and Input Pre-Conversion Method for Initialization," IEEE ASSCC, 2021. [10] Seungyong Lim, "An Input-Buffer Embedding Dual-Residue Pipelined-SAR ADC with Nonbinary Capacitive Interpolation," IEEE ASSCC, 2021.

[11] Dong-Jin Chang, "A 28-nm 10-b 2.2-GS/s 18.2-mW Relative-Prime Time-Interleaved Sub-ranging SAR ADC with On-Chip Background Skew Calibration," IEEE, JSSC, 2021.

(Professor In-Cheol Park's Lab)




Intelligence Computing Systems Laboratory (ICSL) was established in 2000 by Professor In-Cheol Park. The research focus of ICSL is on computer architecture, embedded processors, and VLSI architectures for computationally intensive function blocks, such as multimedia signal processing and communication system. The current research scope of ICSL is VLSI designs for error correcting code blocks, deep neural networks, and communication systems.

• Design of microprocessors: Many kinds of processors were developed such as single-chip programmable SoC platform, and multithread embedded processor. A SoC platform based on 32-bit embedded processor and on-chip bus was developed together with its corresponding development environment including software.

• VLSI design for error-correcting codes: Error correction is one of the most important techniques used in communication and storage systems to recover messages corrupted in noisy environments. In addition, low-power LDPC decoders optimized for NAND flash were devised. Also, LDPC and polor decoders for communication standards such as 5G-NR were developed to achieve near-optimal error-correcting performance with high throughput.

• VLSI design for neural networks: The neural network accelerators were proposed to achieve high energy efficiency while supporting the scalable structure, which can compute a neural network algorithm in multiple processors. In addition, processing-in-memory hardware architecture was designed to achieve high energy efficiency.



Recommended courses & Career after graduation

'Digital system design', 'Digital signal processing', 'Signals and systems', 'Introduction to computer architecture', and 'Electronic circuits' are recommended as prerequisite courses. Most graduates are employed as professors or as researchers in major companies such as Samsung Electronics, SK Hynix, Google, Meta (Facebook), and Apple or national research centers such as ETRI and ADD.

■ Introduction to other activities besides research

Our laboratory members enjoy out-of-study activities. We usually go out for dinner. We sometimes go out for drinks.

Introduction to the Lab.

ICSL provides one personal PC (Intel Core i7, 32GB RAM), two FULL HD monitors, 512GB SSD, and 1TB HDD per person, and servers for simulations and EDA tools. We have one project and one research meetings every week. which provide proper guidance for works and researches. Our research topics focus on everything related to VLSI architectures including communications systems, storage systems, neural networks and error-correction codes.


Recent research achievements (2021-2023)

[1] Suchang Kim et al, "A CNN Inference Accelerator on FPGA With Compression and Layer-Chaining Techniques for Style Transfer Applications", IEEE Transactions on Circuits and Systems-I: Regular Papers, vol. 70, no. 4, pp. 1591-1604-982, Jan. 2023.

[2] Seongjin Lee et al, "Multi-Mode QC-LDPC Decoding Architecture With Novel Memory Access Scheduling for 5G New-Radio Standard", IEEE Transactions on Circuits and Systems-I:, vol. 69, no. 5, pp. 2035-2048, Feb 2022.

[3] Suchang Kim et al, "Real-time SSDLite Object Detection on FPGA", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 29, no. 6, pp. 1192-1205, June 2021.

<Professor Hyeon -min Bae s Lab. >



At NAIS lab, we engage in a wide range of research regarding various application fields based on high-speed communication integration circuit technology. As the research topics take system-wide approach, students will be able to experience and accumulate broad spectrum of knowledge during the process of completing the research. The objective of all research performed at NAIS lab is to implement and commercialize innovative systems through disruptive technology. NAIS lab encourages students to experience venture ecosystem by getting involved in establishing ventures based on the research performed during the graduate school years. OBELAB and Poin2Tech are start-ups that were established, based on the research conducted during the graduate school years at NAIS lab. Alumnis are strongly involved in those companies.

Recommended courses & Career after graduation	■ Introduction to other activities besides research
	We like to explore famous restaurants around Daejeon.
'craftsmanship'. For this, NAIS lab focuses on research	Lab members are also active in physical activies.
and development involving communication circuits, and	
it is recommended that students take courses in circuit,	
digital, and communication-related subjects. Graduates	
of NAIS lab pursue careers both in industry and	
academia. They seek to enhance the degree of	
completion of their own research carried out at NAIS	
lab.	

Introduction to the Lab.


NAIS lab was established in 2009. It is constantly challenging and pursuing progress in many areas of research. The doctorate and the masters degree students are working in a friendly atmosphere. Students enjoy athletic activities and other hobbies. The lively atmosphere of the lab makes it possible for the students to devote themselves to research and to enjoy school life.

■ Recent research achievements ('21~'23)

[1] Woohyun Kwon, Hyosup Won, Taeho Kim, Ha-II Song, Hanho Choi, Sejun Jeon, Soon-Won Kwon, Bongjin Kim, Huxian Jin, Jun-Gi Jo, Tai-Young Kim, Jake Eu, Jinho Park, Hyeon-Min Bae, "A 25.78125Gbps Bi-directional Transceiver with Frame-Pulsewidth Modulation(FPWM) for Extended Reach Optical Linkds in 28nm CMOS", 2022 IEE Symposium on VLSI Tchnology and Circuits, June 2022.

[2] Seok-Hwan Oh, Myeong-Gee Kim, Youngmin Kim, Guil Jung, Hyuksool Kwon, Hyeon-Min Bae, "Sensor geometry generalization to untrained conditions in quantitative ultrasound imaging", International Conference on Medical Image Computing & Computer Assisted Intervention (MICCAI), Sept.2022

[3] Myeong-Gee Kim, Seok-Hwan Oh, Youngmin Kim, Hyuksool Kwon, Hyeon-Min Bae, "Learning-based attenuation quantification in abdominal ultrasound", International Conference on Medical Image Computing & Computer Assisted Intervention (MICCAI), Sept.2021. - (early accept, top 13%) <Professor Youngsoo Shin's Lab.>



Recent research achievements (2018-2023)


- Ph.D. Outstanding Dissertation Award in 2023, 2016, 2012
- Best paper award (including nominate): TSM'22, TSM'21, ASP-DAC'20, GLSVLSI'20

discussion on research topic, and he enthusiastically supports and motivates students.

· Prof. Shin has been elected as IEEE Fellow and KAIST ICT Endowed Chair

⟨Professor Hoi-Jun Yoo⟩

Semiconductor System Laboratory	Professor Lab.	hjyoo@kaist.ac.kr	Tel: 042-350-3468
Semiconductor System Laboratory	Lah		
Semiconductor System Laboratory	LaD.	sslmaster@kaist.ac.kr	Tel: 042-350-8068
	Website	https://ssl.kaist.ac.kr	
Current state of the Lab. (in 2023 Fall Semester)			
Postdoctoral Fellows : 0 PhD Students: 11 Ma	aster's Student	: 10	
 Research Areas Humanistic Intelligence System Energy-Efficient Mobile DRL Training Processor World-First Floating-point Computing-in-Memory Architecture Multi-DNN Training Processor for Generative Adversarial Networks 3D Point Cloud-based Neural Network Processor CNN Super Resolution Processor for Full HD 60fps Video 			
 Mobile Neural 3D Rendering Processor eDRAM-based In-Memory-Computing Chip 			
Neuromorphic - Always-on Face Recognition Spike Domain CNN Processor - Neuromorphic Computing-in-Memory Processor - Energy-efficient Analog-Digital Hybrid Computing Architecture - Biological Neural Network System - Complementary CNN/SNN Processor			
Recommended courses	Introdu	ction to other activities b	esides research
Circuit related courses (analog & digital), compute architecture, and digital systems will be helpful, but yo can learn everything you need through OJT. Career after graduation Companies & research institutes all over the worl (Apple, IBM, IMEC, Samsung, LG, etc.) or Universitie (KAIST, UNIST, etc.)	courses (analog & digital), computer d digital systems will be helpful, but you thing you need through OJT.In SSL, you will get a chance to explore international companies and research facilities like Samsung, IMEC IME, Apple every year. Moreover, a joint workshop wit Chinese (Tsinghua Univ.) and Japanese (Tokyo Univ universities is held every year. There are also la workshops and parties with lab members.		like Samsung, IMEC, a joint workshop with panese (Tokyo Univ.) There are also lab
■ Introduction to the Lab	SSL Wants	5	
Privilege of SSL Members - Who has passion to be the best			
- Pride from world leading researches	- Who wa	ints to become a world le	eading engineer
- Business trip abroad average of 2 times per year			
- Accepted to various international conferences/journals	Statue of	SSL	
- Project leading skills and presentation skills	- You can	directly feel it at interna	tional conferences
- Semiconductor Chips with your name inscribed on			
■ Recent research achievements (2020-2023)			
- Top class international conferences: 6 ISSCC / 12 S. VLSI / 9 HotChips papers presented			
- Major international papers: 46 journal / 62 conference papers accepted			
- Awards: 2022 AICAS best paper/demo award, 2022 CICC outstanding paper award, 2020 ISSCC Demo Award,			
2020 Humantech Gold Prize, etc.			



[3] "A Wide Range, Energy-Efficient Temperature Sensor Based on Direct Temperature-Voltage Comparison," IEEE SSC-L, April 2023



Contact information

Professor : mkje@kaist.ac.kr TEL : 7437 Lab. : ygc980215@kaist.ac.kr TEL : 7637 Website : impact.kaist.ac.kr

■ Current state of the Lab. (in 2023 Fall Semester)

Postdoctoral Fellows : 0

Master's Student: 12

Research Areas

The core technology of the research is analog, mixed-signal, and RF integrated circuit design techniques, especially focusing on intelligent sensor interface circuits and ultra low power wireless communication circuits.

PhD Students: 26

> Intelligent sensor interface

The sensor interface circuit that works with the sensor is an essential component to acquire the information of the real physical world. It has to provide sufficient performance while consuming low power. In particular, we aim to develop an intelligent interface circuit that can compensate the deficiencies of the sensor and extract meaningful information even under imperfect conditions.

▷ Ultra-low-power wireless communication

Particularly, we are interested in the technology that realizes the short distance communication in the vicinity of the human

body with high energy efficiency as well as the various circuit techniques for duty-cycling the wireless communication circuits which consume the most power in the wireless sensor microsystems as much as possible. Microsystem convergence for emerging applications

Based on this low-power integrated circuit technology, the extremely small and intelligent systems can be integrated for various applications expected to play an important role in the future. Especially, the miniaturized medical device that can be implanted inside a human body for therapeutics, brain research, and neuromodulation is the main application area. We are also interested in wearable devices which are expected to be the next generation mobile devices, and ultra low power wireless sensor nodes which are key to the implementation of the internet of things.

	■ Introduction to other activities besides research
graduation Courses on circuit and system design as well as wireless communication are recommended, which include circuit theory, electronic circuits, analog electronic circuits, digital electronic circuits, digital systems, digital signal processing, communication engineering, and radio engineering. After graduation, your career can be furthered at a variety of domestic and foreign companies, research institutes, or universities related to integrated circuit and microsystem design as well as research and development in the application areas of IoT, wearables, and medical devices.	

■ Introduction to the Lab.

We are not just targeting to develop new circuit design techniques, but to create substantial achievement that can greatly affect our future lives, by working together with experts from diverse fields including sensor, energy, communication, packaging, as well as medical devices and IT applications through an international collaborative research network.

■ Recent research achievements (2022-2023)


[1] "A Process-Scalable Ultra-Low-Voltage Sleep Timer With a Time-Domain Amplifier and a Switch-Less Resistance Multiplier," IEEE Journal of Solid-State Circuits (JSSC), 2023.

[2] "A 2.5mW 12MHz-BW 69dB SNDR Passive Bandpass Delta-Sigma ADC with Highpass Noise-Shaping SAR Quantizers," IEEE Symposium on VLSI Circuits (SOVC), 2023.

[3] "A 187dB FoMS 46fJ/Conv. 2nd-order Highpass Delta-Sigma Capacitance-to Digital Converter," IEEE Symposium on VLSI Circuits (SOVC), 2023.

[4] "A High-Efficiency Single-Mode Dual-Path Buck-Boost Converter With Reduced Inductor Current," IEEE Journal of Solid-State Circuits (JSSC), 2023.

[5] "A 600mV_{PP}-Input-Range 94.5dB-SNDR NS-SAR-Nested DSM with 4th-Order Truncation-Error Shaping and Input-Impedance Boosting for Biosignal Acquisition," IEEE Symposium on VLSI Circuits (SOVC), 2022.



<Professor SeongHwan Cho's Lab.> ■ Contact information Professor : chosta@kaist.ac.kr TEL : 042-350-3480 Lab. : Nano-Fab Center 304 TEL : 042-879-9926 Website : https://ccs.kaist.ac.kr Cho's Circuits and Systems Laboratory (CCSLAB) ■ Current state of the Lab. (in 2023 Fall Semester) Postdoctoral Fellows : 0 PhD Students: 11 Master's Student: 4 Research Areas ▷ High Speed Analog Circuits The high speed analog circuits studied in our laboratory include clock generation, memory interface, and wireline transceiver. Representively, PLL is an essential analog and mixed-mode circuit which synthesizes system clock to the desired frequency for communication system. Recently, we are focusing on V-band(40-75GHz) and +96 W-band(75-110GHz) PLLs for RADAR applications. ▷ PVT-invariant Sensors High performance PVT-invariant sensors are one of our current research interests. In 🚾 most applications, PVT variation degrades the performance of sensors. To relieve the trade-off between calibration cost and performance, we are currently focusing on developing related techniques for biomedical, environmental and automotive sensors ▷ Machine Learning Processors Machine learning based on neural network has garnered great interest over the past 200 7decade as it has the potential to revolutionize various technologies for commercial and industrial use. In particular, we are interested to implement machine learning processor in analog circuit domain which is effective to achieve low-power and high-speed operation 5-5than digital domain. Recommended courses & Career after graduation ■ Introduction to other activities besides research Students are encouraged to take Circuit Theory, We take annual/seasonal events such as strawberry party Electronic Circuits, Communication System, Introduction (spring season), ski camp and workshop to foster to Physical Electronics and Digital Signal Processing. friendship. Also, members can have flexible vacation plan Alumni are working with international major companies during the year to refresh and reinforce their motivation. and research institutes such as DGIST, ETH Zurich, We offer various opportunities to participate in KAIST (Faculty), NVidia, Qualcomm, Broadcom, A*STAR, international conferences. Samsung Electronics, Fairchild, MIT, Stanford, Univ. of Michigan, U. C. San Diego, MIT Sloan (MBA), and T. U. Delft. Introduction to the Lab.

Our group explores emerging technologies for high-performance communication and interference-tolerant sensors. Research focus is on the design of analog integrated circuits with multiple layers of system abstraction in mind, from algorithms and system architectures to circuit techniques and devices. Our main research area is wireline data interface, CMOS sensors, phase-locked loops (PLL), and low power circuit for machine learning. Recently we are also looking into power management circuit as well as reference generator.

Recent research achievements ('21~'23)

[1] J.-O. Seo, M. Seok, S.H. Cho, "ARCHON: A 332.7TOPS/W 5b Variation-Tolerant Analog CNN Processor Featuring Analog Neuronal Computation Unit and Analog Memory" IEEE International Solid-State Circuits Conference (ISSCC), 2022.

[2] Y. Jung, S. Lee, H. Kim, S.H. Cho, "A Supply-Noise-Induced Jitter-Cancelling Clock Distribution Network for LPDDR5 Mobile DRAM featuring a 2nd-order Adaptive Filter" IEEE International Solid-State Circuits Conference (ISSCC), 2022.

[3] N. Koo, H. Kim, and S.H. Cho. "A 43.3uW Biopotential Amplifier With Tolerance to Common-Mode Interference of 18Vpp and T-CMRR of 105 dB in 180-nm CMOS." IEEE Journal of Solid-State Circuits, 2022.

[4] S. Park, J-H. Seol, L. Xu, S.H. Cho, D. Sylvester, and D. Blaauw, "A 43 nW, 32 kHz, A 43 nW, 32 kHz, \pm 4.2 ppm Piecewise Linear Temperature-Compensated Crystal Oscillator With $\Delta\Sigma$ -Modulated Load Capacitance", IEEE J. Solid-State Circuits, vol. 57, no. 4, 2022.